plc.myforum.ro

mojo · Senior Joined: 01 Oct 2011 Posts: 2404

EDA software "freeware" available for download

Most EDA software vendors make evaluation versions of their products - either "lite" versions or time-limited (e.g., 30 days) - available for download. If an evaluation version of an EDA tool is available, the download information is usually provided along with the tool's description and features on the specific vendor's website.

In addition to evaluation versions of EDA software, there's a variety of "freeware" available for download, such as Icarus Verilog and the JHDL open source FPGA tools from the computer department at Brigham Young University (BYU).
Click on Freeware here to see what we've indexed.

Balsa Asynchronous Synthesis System
Balsa is an asynchronous circuit synthesis system built around the Handshake Circuits methology and can generate gate-level netlists from high-level descriptions in the Balsa language. Both dual-rail (QDI) and single-rail (bundled data) circuits can be generated.

The approach adopted by Balsa is that of syntax-directed compilation into communicating handshaking components and closely follows the Tangram system of Philips. The advantage of this approach is that the compilation is transparent: there is a one-to-one mapping between the language constructs in the specification and the intermediate handshake circuits that are produced. It is relatively easy for an experienced user to envisage the architecture of the circuit that results from the autentic description. Incremental changes made at the language level result in predictable changes at the circuit implementation level.

This release includes an example technology and a Xilinx FPGA technology targets.
http://www.soccentral.com/frames.asp?URL=http://intranet.cs.man.ac.uk/apt/projects/tools/balsa/
Download Balsa
Source code for Balsa version 4.0 can be found at
ftp://ftp.cs.man.ac.uk/pub/apt/balsa/4.0

BYU JHDL, open source FPGA CAD tools
http://www.soccentral.com/frames.asp?URL=http://www.jhdl.org/

ChipVault
Your Open-Source path to multi-million gate Verilog+VHDL designs
http://chipvault.sourceforge.net/downloads.html

and more...on..
http://www.soccentral.com/results.asp?CatID=213